Component-Wise Instruction-Cache Behavior Prediction
نویسندگان
چکیده
The precise determination of worst-case execution times (WCETs) for programs is mostly being performed on linked executables, since all needed information and all machine parameters influencing cache performance are available to the analysis. This paper describes how to perform a component-wise prediction of the instruction-cache behavior guaranteeing conservative results compared to an analysis of a linked executable. This proves the correctness of the method based on a previous proof of correctness of the analysis of linked executables. The analysis is described for a general A-way set associative cache. The assumptions are that the replacement strategy is LRU and inter-module call relationship is acyclic.
منابع مشابه
Improving CC - NUMA Performance Using Instruction - Based Prediction Stefanos
We propose Instruction-based Prediction as a means to optimize directory-based cache coherent NUMA shared-memory. Instruction-based prediction is based on observing the behavior of load and store instructions in relation to coherent events and predicting their future behavior. Although this technique is well established in the uniprocessor world, it has not been widely applied for optimizing tr...
متن کاملThe Use of Instruction-Based Prediction in Hardware Shared- Memory
In this paper we propose Instruction-based Prediction as a means to optimize directory-based cache coherent NUMA shared-memory. Instruction-based prediction is based on observing the behavior of load and store instructions in relation to coherent events and predicting their future behavior. Although this technique is well established in the uniprocessor world it has not been widely applied for ...
متن کاملPredicting Instruction Cache Behavior Mueller
show frequently 20% to 50% reduction in instruction cache misses. By better utilizing window statistical metrics to study memory behaviors (15). (18), (6), (16). 153, Cache miss equations: a compiler framework for analyzing and tuning memory 40, Predicting instruction cache behavior Mueller, Whalley, et al. Stephan Müller [email protected]_ and the maintenance and behavior of entropy is disc...
متن کاملTraveling Speculations: An Integrated Prediction Strategy for Wide-Issue Microprocessors
Performing multiple, accurate, low-latency predictions is crucial to improving instruction throughput in future wide-issue microprocessors. However, demands of wide-issue processing coupled with implementation challenges posed by high clock frequencies present obstacles to these prediction goals. This paper proposes the Traveling Speculation framework to accommodate predictions in a wide-issue ...
متن کاملUsing Dynamic Branch Behavior for Power-Efficient Instruction Fetch
Power consumption has become an increasing concern in high performance microprocessor design in terms of packaging and cooling cost. The fetch unit including instruction cache contributes a large portion of the total power consumption in the microprocessor. The instruction cache itself suffers some hidden power consumption due to dynamic control flows. Although capturing the dynamic control flo...
متن کامل